This recruiter is online.

This is your chance to shine!

Apply Now

ASIC Digital Design, Manager

Ottawa, ON
  • Number of positions available : 1

  • To be discussed
  • Starting date : 1 position to fill as soon as possible

Date posted 01/29/2026 Category Engineering Hire Type Employee Job ID 14001 Remote Eligible Yes Date Posted 01/29/2026 We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.


You Are:

You are a passionate engineering leader with a strong foundation in digital and mixed-signal design. You thrive in high-energy, collaborative environments and are driven by the challenge of solving complex problems at the cutting edge of semiconductor technology. With at least five years of industry experience and a background in ASIC design and verification, you possess a deep understanding of high-speed data recovery circuits and have hands-on expertise in Verilog or VHDL. Your approach is rooted in both theoretical knowledge and practical experience, allowing you to bridge the gap between specification, design, and verification.

You bring clarity and direction to your team, fostering an atmosphere of inclusion, growth, and innovation. Your organizational skills ensure seamless project execution, while your excellent communication abilities empower you to build strong partnerships across multidisciplinary teams and with customers. You are highly motivated, detail-oriented, and take pride in mentoring others, guiding them to excel in delivering robust, high-performance ASIC solutions. You are excited by the opportunity to work alongside expert digital and mixed-signal engineers, contributing to the development of next-generation SERDES products and shaping the future of connectivity.


What You’ll Be Doing:
  • Leading digital design and verification activities for advanced SERDES products, including Backplane Ethernet, PCIe, SATA, and USB 2/3.
  • Analyzing and interpreting digital and analog specifications, ensuring seamless integration in mixed-signal environments.
  • Driving the creation, execution, and tracking of comprehensive test plans, including functional, assertion, and code coverage metrics.
  • Overseeing design flows for clock domain crossing (CDC), synthesis, design-for-test (DFT), and low-power methodologies.
  • Collaborating closely with verification teams to debug issues, analyze failure cases, and run gate-level simulations.
  • Coordinating with cross-functional teams and providing technical leadership throughout the product lifecycle, from specification development to performance testing of test chips.
  • Mentoring and developing junior engineers, fostering a culture of continuous learning and innovation.


The Impact You Will Have:
  • Accelerate the delivery of industry-leading mixed-signal ASIC solutions, enabling next-generation connectivity standards.
  • Enhance the quality and reliability of high-speed SERDES products through rigorous design and verification practices.
  • Drive process improvements that elevate team productivity and product performance.
  • Champion best practices in digital and mixed-signal design, setting new benchmarks for quality and efficiency.
  • Foster a collaborative and innovative team environment, empowering engineers to reach their full potential.
  • Strengthen Synopsys’ reputation as a global leader in semiconductor technology through successful project execution and customer satisfaction.


What You’ll Need:
  • MSEE (preferred) or equivalent with a minimum of 5 years’ experience in digital design and verification.
  • Proven proficiency in Verilog or VHDL for ASIC development.
  • Experience with code quality metrics and coverage-driven verification methodologies.
  • In-depth knowledge of high-speed digital and mixed-signal design, asynchronous clock crossings, and DFT methodologies.
  • Strong understanding of CDC, synthesis, and power optimization techniques.
  • Hands-on experience with simulation tools and collaborative debugging in verification environments.
  • Ability to develop system-level specifications for complex digital and analog systems.


Who You Are:
  • An effective communicator adept at working with diverse, multidisciplinary teams and external customers.
  • An organized leader capable of managing multiple projects and priorities in a fast-paced environment.
  • A creative problem-solver who thrives on technical challenges and innovation.
  • A supportive mentor who cultivates growth and knowledge-sharing within the team.
  • A detail-oriented professional committed to delivering high-quality, reliable solutions.


The Team You’ll Be A Part Of:

You’ll join a highly experienced and collaborative mixed-signal design team dedicated to delivering high-end ASIC solutions. The team brings together experts in digital and analog design, verification, and test, working closely to create, validate, and optimize leading-edge SERDES products. You’ll be part of an inclusive environment where innovation thrives and every member is empowered to make a significant impact.


Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.


Requirements

Level of education

undetermined

Work experience (years)

undetermined

Written languages

undetermined

Spoken languages

undetermined