Memory Sub-System Validation Lead - Data Center GPU

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

THE ROLE:  

The Datacenter Graphics and Accelerated Computing Validation Team seeks a proactive lead for our post-silicon validation group. The Memory sub-system validation lead oversees pre- and post-silicon validation and characterization of High-Bandwidth Memory (HBM) in AMD’s Datacenter GPU and large-scale systems. This role connects DRAM architecture, memory controller design, PHY, product engineering, and software teams to ensure advanced memory technologies meet AMD’s quality standards from design through production. The team values innovation and supports ongoing professional growth. 

THE PERSON:  

A self-starter capable of executing complex test plans, collaborating with cross-functional teams, and resolving issues independently. Expected to lead by example, mentor junior engineers, and work hands-on in the lab.

KEY RESPONSIBILITIES:  

The Memory Sub-System Validation Lead is responsible for overseeing planning, execution, and debugging across all stages of pre- and post-silicon validation. This role involves creating and carrying out test plans for HBM functional and electrical validation, including PVT Shmoo characterization. The ideal candidate should have deep expertise in high-bandwidth memory subsystems, covering SoC memory architecture, unified memory controllers, PHY design, high-speed IO interfaces, DRAM devices, as well as related calibration and training methods.

PREFERRED EXPERIENCE:  

• Extensive experience in SoC validation, verification, and debugging of High-Bandwidth Memory subsystems

• Lead functional and electrical validation plans development for memory features with cross-functional teams

• Lead post-silicon debug, identify root causes, and guide corrective actions by partnering with stakeholders

• Collaborate on memory-related silicon issues with Design, Verification, Silicon Validation, Manufacturing teams

• Proficient with industry-standard tools: JTAG, I2C, Testers, and lab equipment

• Strong programming skills (C/C++, Python) on Linux and Windows platforms

• Effective team player, skilled at multitasking in fast-paced environments

ACADEMIC CREDENTIALS:  

• Bachelors or Masters in Electrical or Computer Engineering

LOCATION:

Markham, ON

#LI-SL2

#LI-HYBRID 

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.